Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12746 Discussions

Avalon UART not detecting BREAK

Altera_Forum
Honored Contributor II
‎08-11-2010 02:54 PM
1,100 Views

I am using both the Avalon UART 7.1 and FIFOed UART 7.1 in a project. My software engineeer can get either core to generate a BREAK condition, but when RXD is held at '0' the brk bit in the status regiuster does not change state. 

 

Any clues or advice anybody? 

 

Has any body had break detection work in Quartus-II 7.2 or later (I have up to 9.1 installed). 

 

John
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-30-2010 02:59 PM
398 Views

Hi, 

 

yes, it works. We use the BREAK detection and by now it works fine. We had one design compiled with Q8.1 and now on Q10.0.  

Both work. 

 

As we haven't bidirectional UART, we have an extra PIO which switches the the RXD and TXD pin to the right external wire. 

So we cannot transmit and receive simultaneously. 

 

Make sure that your device is in receiving mode when you try to detect the BREAK. 

 

Regards, 

Philipp
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.