Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Avalon_uSequencer and Modelsim

Altera_Forum
Honored Contributor II
‎08-29-2006 10:53 AM
1,112 Views

I&#39;m started with MicroSequencer_Simple_Tutorial_1c20 from ALTERA web page. First I was generate SOPC system (like in tutorial&#39;s doc) and I started simulator. Next write "source the create_<system_name>_project.do" script to intialize the ModelSim project and "source the setup_sim.do". When I typing "s" , errrs occur :# ** Error: Failure to obtain a VHDL simulation license.# Error loading design# ** Error: parsing expression ""# Null argument refScope# Error in macro ./virtuals.do line 2# parsing expression ""# Null argument refScope# # while executing# "virtual signal { /test_bench/DUT/the_microsequencer/OPCODE[3:0] } instruction_opcode_bits" 

 

Whats wrong? 

Thank You
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.