Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12690 Discussions

Building a NiosV BSP using Ashling Riscfree CMake flow fails to compile HAL in Intel code.

MarkDP
Beginner
171 Views

I am seeing the following error when building the BSP for NiosV. The build failure is in the Altera HAL under HAL/inc/io.h when trying to build the macro for the 32-bit IOWR as follows:

Line 125 writes:

/* Performs swio instruction. BASE and OFFSET are byte-aligned */
#define SWIO(BASE, OFFSET, DATA) do { \
unsigned int __tmpData = (DATA); \
asm volatile ( \
"sw %[DATAReg], 0(%[addrReg])\n\t" \
: \
: [addrReg] "r"(BASE), [imm] "i"(OFFSET), [DATAReg] "r"(__tmpData) \
: "memory" \
); \
} while (0)

 

But this results in build error:

/Projects/BSP/DGC241/HAL/inc/io.h:126:34: error: expected expression before 'do'
126 | #define SWIO(BASE, OFFSET, DATA) do { \
| ^~

 

It can be resolved by commenting out the SWIO macro. 

0 Kudos
2 Replies
JingyangTeh
Employee
108 Views

Hi


Could you try regenerating the BSP and Cmake List and compile your project?


Regards

Jingyang, Teh


0 Kudos
JingyangTeh
Employee
25 Views

Hi


Do you have any update on this case?


Regards

Jingyang, Teh


0 Kudos
Reply