Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Configuration PB

Altera_Forum
Honored Contributor II
‎11-23-2009 03:52 PM
1,016 Views

Hi, 

 

nSTATUS signal: in FPP where the POR time is between 3 to 9ms; do the iMX needs to pulled it low for the time of boot (I mean before configuration starts because the iMX needs 400ms before the reset is de-asserted)? or the FPGA can be left in this stage waiting for the configuration to start by iMX without controlling any config pins during POR of the board and after internal POR of the FPGA?http://www.alteraforum.com/images/smilies/confused.gif  

 

Thanks 

 

MJ:confused:
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.