Cyclone V - Cortex A9 / Generic Interrupt Controller / Priorities / Baremetal

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Cyclone V - Cortex A9 / Generic Interrupt Controller / Priorities / Baremetal

1,053 Views

Hello,

im going to setup an interrupt system for my baremetal application.

Interrupts are working fine, but I need some nested interrupts.

To do this, the interrupts needs to be prioritized.

Does anyone have a hint for me, where to set the priority for an interrupt source?

best regards!

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.