Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Debug Nios 2 on external PINOUT

Altera_Forum
Honored Contributor II
‎09-08-2005 01:55 PM
1,032 Views

Hi. 

Question: 

1) It is possible debug Nios 2 on different Jtag chain ?. If somebody know how implement Nios 2 and debug on external Pinout please write me . 

Now i have main jtag chain with 3 device. I need reconfigure jtag chain : 

 

a) main chain only developing board device . 

http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/cool.gif debug chain only Nios 2. 

 

2) How can i change location for Nios 2 Jtag ?  

 

When i use Xilinx core generator it was possible create switching jtag chain. I try do it with Quartus 5, but isn&#39;t easy. 

 

Please help me if any body know how do it. 

Wojciech
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.