Device tree and sopc2dts issues

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Device tree and sopc2dts issues

1,346 Views

Hi everybody!

I'm working with Cyclone V SoC but I have some issues generating the device tree through sopc2dts. All preloader, u-boot image and script, rbf and dtb file are updated but it seems the dts missing some part (in particular the fpga2hps_sdram) that are in qsys structure and then in sopcinfo file. If I use the device tree generated by sopc2dts and I try to boot linux, it stucks on "Starting kernel". Instead, if I use the dtb from GSRD, linux starts but I can't write in DDR. Moreover, I set linux to use only 512 of 1024MB DDR through the u-boot script, but apparently this setting is ignored (when linux boots up thanks to GSRD dtb, I controlled the system RAM through "free -m" command and it was 1024MB instead of 512MB ).

Some advise?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.