Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Download zImage fatal error

Altera_Forum
Honored Contributor II
1,010 Views

Hello all, 

I have question.  

I connect two designs - nios2 and some part of fpga design for IF(radiofrequency) processing and after compilation, where i try to download the zImage, it finished with this report: 

---------------------------------- 

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Resetting and pausing target processor: OK 

Initializing CPU cache (if present) 

OK 

Downloaded 1915KB in 3.1s (617.9KB/s) 

Verified Ok 

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Resetting and pausing target processor: OK 

Initializing CPU cache (if present) 

OK 

Downloaded 1195KB in 14.4s (82.9KB/s) 

Starting processor at address 0x02500000 

assertion "m-state == STATE_DEBUG" failed "nios2debug.cpp", line 538 

3 [sig] nios2-gdb-server 2220 c:\altera\90\nios2eds\bin\nios2-gdb-server.exe: *** fatal error - called with threadlist_ix -1 

\cygdrive\altera\90\nios2eds\bin\nios2-download: line 594: 2220 Hangup 

nios2-gdb-server --go --tccport none --write-pid ./nios2-download.pid ./zImage.srec 

-------------------------------------- 

 

Where is error ? From the first time, when i connect these designs, compilation finished with timing warning, but now it reports: 

-----------------------------------------------------------------------+ 

; Ignored Timing Assignments ; 

+---------------------------------------------------------------+ 

; Option ; Setting ; From ; To ; Entity Name ; Help ; 

--------------------------------------------------------------+ 

; Cut Timing Path ; On ; * ; data_in_d1 ; std_2s180_reset_clk_domain_synch_module ; No timing path applicable to specified source and destination ; 

-------------------------- 

 

Is it jtag error or timing constraints ?  

 

Thank you for answer. 

 

Jan Naceradsky, Czech Republic
0 Kudos
0 Replies
Reply