Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

FPGA manager core in hps

Altera_Forum
Honored Contributor II
‎11-22-2015 11:30 AM
1,369 Views

I read one of the thing for fpga core that purpose to control the fgpa from hps. is this core power up default had been enabled to be used?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-23-2015 01:09 PM
604 Views

this the feature come with the hps that ready to be used. what application that you plan to design on this anyway?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.