Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Flash configuration

Altera_Forum
Honored Contributor II
1,074 Views

Hello, 

 

I am using Ep2c20f484c7 kit provided by altera, on the system it is altera Quartus 6.0.  

In my created project I am doing the following steps for creating the nios II based system: 

 

 

1st step: 

 

I am creating a project in quartus and opening the sopc builder, there I am adding nios II (standard), jtag_uart , uart_rs232, Avalon tristate bridge, cfi_flash(22 bits), sysid, onchip_memory(12 k ram), button_pio, led_pio and generating our design in sopc.  

 

2nd step: 

 

After generation, calling the generated block in quartus II as block diagram of project and adding pin names and running for syntax check and analysis. 

 

3rd step: 

 

After this I am giving the pin no. (as per given in the reference manual came with kit ),giving unused pins as input tristated and doing full compilation again. 

 

4th step: 

 

Now downloading the project to kit using usb-blaster time limited window is still there and I am not clicking cancel on it, and opening Nios ide through sopc builder. 

 

5th step: 

 

Creating a new project on nios ide and in system library tab I am selecting program memory and read only data memory as flash_cfi and writing some small hello world program in C file, building the project in nios ide and it is building successfully. 

 

6th step:  

 

Now I am running the code on hardware trough run tab. But always it is flashing the same error as “verify failed between 0x0 and C1f.” , “leaving atrget processor paused”  

 

Through internet I came to know, one more solution for directly running prog from flash so for that I am going in nios ide tool menu, 1 option is there for flash programmer after choosing this it is giving 1 window here I am clicking on new and choosing cable to download as usb blaster. And it is giving 2 more options in main window which is  

 

1. Program software project into flash memory(this is already checked) 

2. Program FPGA configuration data into hardware image region of flash. 

In some document I saw to choose the 2nd option but after choosing this option 1 error is coming that “The target board must define at least 1 hardware image to program an FPGA configuration”. 

 

I downloaded 1 tutorial from internet on flash programming in Altera, in this tutorial they asking to create the board description file in sopc builder for programming the flash , I got option in sopc for board descriptions file but here it is asking for netlist file of our project , I tried all files, whichever were there in my project directory but it is telling “Not getting proper netlist information in the file specified by you”. 

 

 

And one more query we have that how to store user data into flash memory. 

 

We are stuck here please try to resolve this soon. 

 

Thank you  

 

Sulabh matele
0 Kudos
0 Replies
Reply