Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12745 Discussions

HOw to use our own CLK and RESET in Cyclone

Altera_Forum
Honored Contributor II
1,159 Views

hai , 

 

I had a problem in giving reset ,  

 

My program in verilog is having reset input and clk input for the D flipflop ,  

 

if i give reset input my output should be zero , how to give reset input through NIOS II IDE  

(ie. through Software reset input) and also the Hardware reset .. 

 

 

i also changed the pin no as 48 (EPC6 240 - cyclone ) for the reset pin in bdf file .. 

 

even it does not takes the reset as input and gives the result as zero , 

 

instead iam getting the previous displayed output in the nios II IDE console . 

 

can any one help me .. how to use (clk ,reset ). 

 

regards , 

 

Murugan.B
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
369 Views

If I understood your question correctly, you want to be able to reset your system in software. The easiest way to do this is to create an Avalon peripheral that software can write to. This peripheral would be just a flipflop that you logical OR with the regular hardware reset. This is common for systems with a watchdog timer that has to trigger a hardware reset.

0 Kudos
Reply