Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

How to add test bench to the SOPC?

Altera_Forum
Honored Contributor II
1,058 Views

Hi there, 

I want to add an Avalon slave custom peripheral test bench, so I can simulate the system. The question is that I don't want to add it to the main Quartus project. Is there any way to add the test bench to the simulation files generated by the SOPC builder for the modelsim?  

 

Thanks in advance. 

Best regards, 

VT
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
355 Views

Hi there, I solved the issue. 

To add custom test bench you can use the generated {sopc_system}.v file. At the bottom of the file there is "module test_bench" with the rest of the logic included. You can adjust the test bench to your design. 

It's very simple but you have to know it :) 

 

Best regards, 

VT
0 Kudos
Reply