Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I want to know how to connect CFI with NIOS cpu in SOPC? Using Avalon-MM Tristate Bridge? Hope that you can provide me an example project, Thank you very much!
You'll want the Nios II instruction and data master to connect to the tri-state bridge which then masters your CFI flash component. If you look around for example designs for the Stratix/Cyclone 1-3 Nios II dev boards you'll probably find lots of examples. Moving this to the Nios II forum section so that you'll get more embedded folks reading this.
--- Quote Start --- You'll want the Nios II instruction and data master to connect to the tri-state bridge which then masters your CFI flash component. If you look around for example designs for the Stratix/Cyclone 1-3 Nios II dev boards you'll probably find lots of examples. Moving this to the Nios II forum section so that you'll get more embedded folks reading this. --- Quote End --- Thank you very much!
