How to latch these data?

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

How to latch these data?

1,005 Views

.......----- ...... ------

......|.....|.......|......|

-----.......------.......------

.....X< data >X

--- "...." is used to bring distance control only, other dashes stand for clock signal

Dual port memory output passes through logic arrives at the input port of one synchronous module between two consecutive rising clock edges?

How to deal with this situation?

Thx

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.