Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

How to set the priority of master interface?

Altera_Forum
Honored Contributor II
‎12-08-2010 06:27 AM
1,586 Views

Hi! 

There are two master interfaces connect to a slave interface,is there a method to set the priority of the two master interfaces to read the slave interface? 

 

For example,the data_master of CPU and the avalon_master of lcd_core_s are connected to the avalon_slave_0 of SRAM_512K_16Bit.I just want to give the higher priority to the avalon_master than the data_master.  

 

thank you in advance!
Preview file
71 KB
0 Kudos

Link Copied

4 Replies
Altera_Forum
Honored Contributor II
‎12-08-2010 08:49 AM
796 Views

Yes ... 

The SOPC builder will show a priority (IIRC 0 to 3) on the intersection (where you link the master and slave). Unfortunately I can't remember how you enable it :-( 

And I don't remember it saying whether 0 or 3 is the highest priority!
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-08-2010 09:04 AM
796 Views

double click the SRAM_512K_16Bit,click the show Arbitration,is that right?

Preview file
28 KB
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-08-2010 11:16 AM
796 Views

Yes, those are the values ....

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-08-2010 12:01 PM
796 Views

Thank you very much!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.