Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Igh EtherCAT master porting for Linux OS on CyconeV SoC

Altera_Forum
Honored Contributor II
‎02-13-2015 01:03 AM
2,105 Views

Hi, 

 

Does anyone could run well the Igh EtherCAT master for linux-RT of Cyclone V ? 

 

I got the linux-socfpga.git for downloading Linux-3.10-ltsi-rt. 

I already put the EtherCAT module and application on the Linux-RT Helio board for Cyclone V. 

It could run well as communication cycle as 10 ms. 

 

And the Ethernet port will block when I use 1ms transmit rate. 

It seems that the delay of ethernet transmit/receive function is too long. 

 

Has anyone also verify the situation or anyone could point out the delay issue?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-12-2016 10:34 AM
1,299 Views

 

--- Quote Start ---  

Hi, 

 

Does anyone could run well the Igh EtherCAT master for linux-RT of Cyclone V ? 

 

I got the linux-socfpga.git for downloading Linux-3.10-ltsi-rt. 

I already put the EtherCAT module and application on the Linux-RT Helio board for Cyclone V. 

It could run well as communication cycle as 10 ms. 

 

And the Ethernet port will block when I use 1ms transmit rate. 

It seems that the delay of ethernet transmit/receive function is too long. 

 

Has anyone also verify the situation or anyone could point out the delay issue? 

--- Quote End ---  

 

 

 

 

Hi, Were you able to successfully use the TSE IP core for Ethercat master? How is the performance?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.