Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Is sGDMA integration correct in this SoC ??

Altera_Forum
Honored Contributor II
1,846 Views

Hello all, 

 

I am using modular scatter-gather DMA core to transfer data from my custom IP: custom_design_32_0 to other custom IP: custom_design_32_1 on the stratix 10 development board. 

 

Anybody please verify and suggest me that , Is connections are ok ? 

 

 

Regards, 

Anil
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
941 Views

That screenshot is so small I cannot tell which IP in that system is the mSGDMA. In general you hook up a host like the HPS, Nios, etc... to the csr and descriptor slave ports of the dispatcher, the read/write masters to your memory, and if you are performing a streaming transfer the data source/sink to your own streaming IP. 

 

Here is an example showing how the mSGDMA is hooked up to the HPS: https://www.altera.com/support/support-resources/design-examples/soc/fpga-to-hps-bridges-design-example.html 

 

Here is an example showing how the mSGDMA is hooked up to Nios: http://www.alterawiki.com/wiki/modular_sgdma
0 Kudos
Altera_Forum
Honored Contributor II
941 Views

 

--- Quote Start ---  

That screenshot is so small I cannot tell which IP in that system is the mSGDMA. In general you hook up a host like the HPS, Nios, etc... to the csr and descriptor slave ports of the dispatcher, the read/write masters to your memory, and if you are performing a streaming transfer the data source/sink to your own streaming IP. 

 

Here is an example showing how the mSGDMA is hooked up to the HPS: https://www.altera.com/support/support-resources/design-examples/soc/fpga-to-hps-bridges-design-example.html 

 

Here is an example showing how the mSGDMA is hooked up to Nios: http://www.alterawiki.com/wiki/modular_sgdma 

--- Quote End ---  

 

 

I will look above on tomorrow morning. Meanwhile I am reuploading the attachment.
0 Kudos
Altera_Forum
Honored Contributor II
941 Views

The forum automatically scales down jpegs. Try to import them as png

0 Kudos
Reply