Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12690 Discussions

Is there a maximum number of IO port for NIOS2/e ?

Altera_Forum
Honored Contributor II
1,176 Views

Hello, 

I am working on quartus 9.1SP1, SOPCbuilders and SBT for eclipse. 

 

Is there a maximum IO ports with NIOS2/e ?  

because my design works with 14 IO ports and if i want to add one port in order to evolve my design, the design after programming .sof not working. 

 

 

I don't understand. 

 

Thank you for reply. 

 

Vincent.
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
392 Views

If you add too many Avalon slaves then your reduce fMax. 

But more likely you've done something stupid :-)
0 Kudos
Altera_Forum
Honored Contributor II
392 Views

There isn't a maximum, but if you add to many peripherals without pipelines it may become difficult to meet the timing requirements. 

Is your design properly constrained and does Timequest say it meets the timing requirements?
0 Kudos
Altera_Forum
Honored Contributor II
392 Views

or Avalon MM bridges

0 Kudos
Altera_Forum
Honored Contributor II
392 Views

Thank for replies, 

 

Actually I think its a Fmax problem or my design is not constrained correctly. 

I'am verifying my design : timequest and avalon MM bridges.  

Thank you. 

 

Vincent.
0 Kudos
Altera_Forum
Honored Contributor II
392 Views

After checking my design (constrained timequest etc...) and read "user guide SOPC Builder" and "instantiating The Nios II Processor in SOPCBuilder" , I solved my problem. 

I think the AVALON pipeline bridges are not necessary for my design. 

 

We need every IO port is connected to the CPU instruction_master in SOPC_builder even if it takes a little more than the resources. 

My design work and the Fmax is the same. 

 

thank you for your ideas. :o 

 

Vincent.
0 Kudos
Reply