Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Is there any example including "connecting custom ip to avalon bus "?

Altera_Forum
Honored Contributor II
‎03-31-2016 01:34 PM
1,421 Views

I like to see implement of connecting custom ip to avalon bus. 

 

I saw avalon specification document but i can`t see any example. 

 

If you know example documents or files, can you talk to me? 

 

Thank you!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-31-2016 03:23 PM
701 Views

You have to use QSys to create automatically interconnect

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-01-2016 01:23 AM
701 Views

See the checksum accelerator example: 

 

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-checksum-acc.html
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.