Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

Modelsim simulation error from HLS component.

Altera_Forum
Honored Contributor II
1,045 Views

Hi, 

 

I have abandoned the HLS component top module design in relation to the post I wrote below. 

Therefore, I decided to design top module with Verilog and manually instantiate the generated HLS IP. 

I created new empty project in Quartus Prime 17.1 standard software and added HLS IP.  

Synthesis was run without error. However, a syntax error occurs in the system Verilog sub module  

of HLS IP in Modelsim-Intel simulator. I know this simulator version doesn't support mixed language simulation. 

Until now, I added -ghdl option to build.bat and could just check with wlf.  

Is there any method to simulate in case of me?
0 Kudos
0 Replies
Reply