Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

NIOS II EPCS bootloader

Altera_Forum
Honored Contributor II
1,265 Views

I have a Cyclone III and am trying to use EPCS to boot my NIOS II code. I can flash the device with the NIOS Flash Programmer without error but removing the JTAG header and cycling power doesn't appear to start my code. The Verilog code appears to be running. I've configured the NIOS reset vector to point to the EPCS flash controllers address. I've configured the syslib linker section as follows: 

 

Program memory: sdram 

Read-only data memory: onchip_memory 

Read/Write data memory onchip_memory 

Heap memory: onchip_memory 

Stack memory: onchip_memory 

 

 

The syslib RTOS settings is set to "none (single-threaded)" 

 

 

Any debugging tips would be greatly appreciated! 

 

 

Thanks, 

 

Jim 

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
501 Views

Look at the final post of this topic (http://alteraforum.com/forum/showthread.php?t=5547) on Altera Forum and try the workaround that it mentions. 

 

Cheers, 

 

- slacker
0 Kudos
Altera_Forum
Honored Contributor II
501 Views

Thanks Slacker! 

 

I'm trying it now. Its always nice to find these "undocumented features" in software you paid money for! 

 

Jim
0 Kudos
Altera_Forum
Honored Contributor II
501 Views

Is this fixed in Quartus 9 SP2 ?

0 Kudos
Reply