Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

NIOS II Multiprocessor system and mutex

Altera_Forum
Honored Contributor II
1,121 Views

Hello, 

 

i am writing soft- and hardware for a SOPC-System which includes three processors sharing on pheripherial. 

I am not really understanding the use of a mutex. Do i need a mutex for every processor, or is it enough to have only one mutex for one peripherial? 

My peripherial is a avalon memory mapped slave written in vhdl. 

If i have only one mutex, does the avalon bus automatically ensure, that the processors can access the mutex one after the other, or could it happen, that one processor never gets the mutex if the others aquire and relase it in a loop? 

What happens, if a processor writes ist id to the mutex while another one is reading? Corrupted data? 

 

Paddy
0 Kudos
0 Replies
Reply