Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Nios DMA problem

Altera_Forum
Honored Contributor II
1,144 Views

Hi, I have a DMA problem.  

I use Nios 3.1, QuartusII 4.0, and APEX20K. 

 

When I use DMA to transfer 10 data. I need to know when the DMA start and end its transfer.  

I mean the start and the end "clock". Because I need to do some caculation at the "DMA start clock" time. 

 

When I use the nr_dma_copy_range_to_1 function, I can not know the correct starting time(clock) of DMA. 

But I really need to know it.  

 

Does anyone can help me? 

 

Thanks a lot. http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/ohmy.gif
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
418 Views

Hello! 

Did you already solve this problem? 

I don&#39;t think that a extract clock can be found when DMA finished or started once if you use nios&#39; 

software to control the DMA because the software running can&#39;t be accurate like hardware. 

I have an idea that you&#39;ll design a hardware port directly handling DMA control slave port. Then you 

can attain clock time when DMA start or finish. 

 

regards!
0 Kudos
Reply