Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Nios II dual core lock step mode

DrTomFlint
Beginner
2,009 Views

Working on an automotive application that requires functional safety (ASIL-D) that will run on a Max10 device.  Many of the Max10 top-level documents indicate there is a "dual core lockstep mode" but I am not able to find any documents, tutorials, or other reference material to support this mode.

Can anyone confirm that "dual core lockstep" actually exists?  

Does anyone have links that could help me setup this mode?

Best regards,

-Tom Flint

 

 

0 Kudos
3 Replies
EricMunYew_C_Intel
Moderator
1,964 Views

Hi, Tom


There is dual Nios lockstep available.


Do you already have the Lockstep IP ? It is available to you if you have purchased the FSDP (functional safety data pack).





0 Kudos
DrTomFlint
Beginner
1,954 Views

Six Weeks?

I ask this question and it takes SIX WEEKS for intel to say, "it exists, we hide it in the functional data safety package, that will be 5000 bucks please".

Moving at internet speed I see.

 

0 Kudos
EricMunYew_C_Intel
Moderator
1,960 Views
0 Kudos
Reply