NiosII 5.0 datacache linesize > 4

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

NiosII 5.0 datacache linesize > 4

886 Views

A question for Microtronix:

I tried setting the Datacache line size to 32bytes in my NiosII 5.0 design, as the linux kernel cache code seems to handle line sizes other than the default 4bytes, but ...

This triggers an endless loop of kernel BUG messages (from mm/memory.c I think) at bootup as soon as the rc script starts.

Any ideas to what should be changed/added in the kernel source (in arch/nios2nommu/mm/memory.c I guess) to get the datacache to behave ?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.