Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

OpenCores USB 2.0 Function Core

Altera_Forum
Honored Contributor II
1,286 Views

Hi, 

 

Is there anyone who has experience with the OpenCores USB 2.0 Function Core?  

I have to write a driver to interface NIOS, but I don&#39;t know how. http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/sad.gif
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
531 Views

I believe the opencores 2.0 core is intended for ASIC implementation; it is impossible to achieve 480Mbps on Cyclone FPGAs; they don&#39;t have the appropriate transceivers.

0 Kudos
Altera_Forum
Honored Contributor II
531 Views

OK, tnx. But that&#39;s out of the question right now. 

I would like to know how to initialize the core, open an endpoint, handling interrupts, transmitting/receiving data, etc.
0 Kudos
Altera_Forum
Honored Contributor II
531 Views

KICK! 

 

Anyone? Please?
0 Kudos
Reply