Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Pci Bridge Oc Core

Altera_Forum
Honored Contributor II
1,496 Views

Hi, have even oney used Open Cores PCI Bridge core? Is it reliable? Can it achive good transfer speed? Does any one ever implemented it on a Altera FPGA? Thank you

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
712 Views

I did and it is working fine. I´m not sure if it is able to handle DMA transfers, I haven´t tested this since yet. The Core itself works properly good.

0 Kudos
Altera_Forum
Honored Contributor II
712 Views

Any recomendations for Linux drivers (2.6)?? Have you tryed it as a master? Any idea of maximum throughput? 

 

Thank you!!
0 Kudos
Altera_Forum
Honored Contributor II
712 Views

Hi again, 

 

I only tried it as a Slave Bridge under Windows, so I can´t help you out here. It just works as normal PCI device. Like I said I haven´t tried the DMA or burst transfers on it.
0 Kudos
Altera_Forum
Honored Contributor II
712 Views

Hi, i am trying to use OpenCores PCI Bridge but i have some doubts.  

 

Whats exactly is the Image Address and how it works? 

 

When i am receiving some information on PCI Target, how can i define the 

WishBone Slave that is being addressed?  

 

When i am sending some information with a WishBone Master to the Bridge 

Slave, how can i define to which PCI on the BUS i am addressing? 

 

Thank you!
0 Kudos
Reply