Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Perfoamance contention not seen in autonomous multiprocessor system

Altera_Forum
Honored Contributor II
‎07-07-2009 07:08 PM
1,185 Views

Hi , 

 

I am conducting a test to check the performance of my code. the code on both the processor are the same. 

 

I kept one processor system to be constant as Nios II/E and other with various configuration. 

say Nios II/F I-cache 2KB 4KB 8KB and with D - Cache of 2KB 4KB and 8KB. 

 

When I run the test, say for example CPU 1 with Nios /E and CUP2 with Nios II/F with I and D cache of 2KB i get the result for the code perfomance. 

but when I conduct a number of test by varying CPU2 configuration and keeping CPU1 same , I see that the CPU1 gives me the same result irrespective of the CPU2 configuration. 

 

Can any one please help me out in this, as why there is no contention seen in performance of CPU 1 (I.e CPU 1 performance values remains same) while changing CPU 2 configuration. 

 

I am using a performance counter to measure my code on both CPU's. 

 

thanks 

anand
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.