Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Perform 64-bit reads from SDRAM

Altera_Forum
Honored Contributor II
987 Views

Hi, 

 

I'm using a 2S60 DSP development kit board and I would like to know how I can read from the SDRAM. Since the SDRAM is organized as 4M x 64, I would think that the SDRAM controller can be told that any subsequent reads can be specified to use the full 64-bit data path. If this is not the case, and some other data width needs to be used (e.g. 16 or 32-bits), how are those specified? 

 

Also, I'm not sure how I would perform these reads from within a Linux application. I have successfully read the button PIO lines by making the following declarations: 

 

int *buttonAddr = (int *)0x82120860; // MSb is set to bypass the cache 

int buttonData = *buttonAddr; 

 

The button PIO address (0x82120860) was obtained from SOPC builder and "system.h" files. 

 

I used the "buttonData" to verify that one of the buttons has been pressed. 

 

Can I use the same addressing technique to read data from the SDRAM? If so, would I have to make two successive 32-bit reads using the 'long' data type to make a single 64-bit read? What other techniques are available to read data from specific locations within the SDRAM? 

 

Any help would be appreaciated. 

 

Thanks, 

Brad.
0 Kudos
0 Replies
Reply