- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Having trouble interfacing CY7C1470 pipelined SRAM to nios. It does not seem like a combination of signal timing parameters in the Generic Tri-state Controller exists that can create the staggered write cycle that this chip needs. I have inserted delays in a test bench that proves that delays are needed, but inserting logic past the tri-state drivers in real life is not an option. Am I missing something? :confused:
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page