Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Problem with multiple onchip memories

Altera_Forum
Honored Contributor II
‎03-21-2006 11:02 AM
1,017 Views

Hello all, 

 

I have a problem using more than one onchip memory in the same system. 

 

I create in my system (EP2S30) two onchip memories, 64 KByte each, one in M4K blocks and one in MRAM. Quartus compiles and fits it successfully.  

All the base addresses are mapped correctly and the reset address points to the first (M4K implemented) onchip memory. My code also compiles into it. 

 

When in the Nios IDE I assign all the sections to the M4K onchip memory, compile the project and try to "Debug on Nios II hardware". This, however, fails and the IDE says "unable to reset the CPU" or something like that. If I just remove the second memory and change nothing else, it gets back working.  

 

Has anyone run into such a problem ? 

Have you suceeded using more than one onchip memory in a single system ?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.