Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Problems Uploading to JTAG Device #2

Altera_Forum
Honored Contributor II
‎09-02-2005 01:29 AM
1,086 Views

Is there some configuration step I'm missing that will make the "Upload" feature work properly when the FPGA is Device# 2 on the JTAG chain? 

 

Background: 

 

I'm working with an Altera Stratix PCI Dev board. I've been successful with creating a NIOSII design in SOPC builder, and I can write programs that run successfully. I've also ported Altera's Flash Programming Utility to this board design, and I can flash programs and/or H/W configurations into the flash from within the NIOSII IDE. So far, so good.... 

 

Next step was to get uClinux up and running. I figured out a couple of problems with the build environment, and now it seems to be building vmlinux.bin file successfully. When I right-click on this file, and select "Upload" from the pop-up menu, the Upload process fails however. It appears to be failing because the Microtronix Extension is not passing the "--device=2" option to the quartus programmer, although it is trying to download my flash programming utility design. I've verified that this info is in both my system PTF file as well as the target board system PTF that I created when I ported the flash programming utility. 

 

Also, I can use the NIOSII IDE Flash Programmer to download this file to my flash successfully, but I don't think this is doing everything that is supposed to be done by the "Upload" command. And I'm pretty sure this won't be useful for the file system that I need to do next either. 

 

So, where is the script or whatever that gets launched when you select "Upload"? Is there a manual set of steps I can perform to Upload vmlinux.bin myself? 

 

Thanks, 

 

Mike
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-02-2005 11:12 AM
352 Views

Mike, run it from the SDK shell. 

 

Use bin2flash to generate your flash file. Below is how I write my file system to flash (assuming you have created a flash programmer for your board). The --location, --base, and --flash are specific to my board. Try bin2flash --help, and nios2-flash-programmer --help from the command line. 

 

 

[SOPC Builder]$ bin2flash --base=0x00800000 --flash=U11 --input=./romfs.bin --location=0x00200000 --output=./filesystem.flash 

 

[SOPC Builder]$ nios2-flash-programmer --base=0x00800000 --device=2 --input=./filesystem.flash --sof=/cygdrive/c/projects/Y0052_nios/Y0052/system/Y0052.sof 

 

 

Doug
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-02-2005 04:31 PM
352 Views

Thanks Doug, 

 

I'll couple that with some similar information from the DSP board thread that appears to address custom board memory maps using command line options in the SDK shell. 

 

I needed a good excuse to get outside of the IDE and get more familiar with the SDK shell anyway... http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/wink.gif
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.