Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Now I'm designing a NIOS Kit with CS8900 chip. I use the CS8900 interface in the SOPC Builder directly, and I'm confuse with the byteenable[1..0] pin, 'cause there isn't any byteenale pins on the CS8900. Do I connect them to the AEN or SBHE pin on the chip, and how? btw, I connect the address signals 3..1 on nios to the address SA3 SA2 SA1 on the CS8900, It's that right? Thanks.
I am assuming that you have created CS8900 with its own bus in SOPC builder. If so then connect AEN to ground and connect byteenable[1] to SBHE. If you are using NIOS configured for 32bits then you would connect the address as follows; Nios Address CS8900 A2 A0 A3 A1 A4 A2 Good Luck!
Thanks, but I still confuse with the Address line.
In CS8900, it use A1,A2,A3 to access the registers, so does the Nios Address line connect like this : Nios CS8900 A2 -> A1 A3 -> A2 A4 -> A3 not the A0, A1,A2 in CS8900?? Thanks.
