Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Problems with read transfer

Altera_Forum
Honored Contributor II
990 Views

I have connect a simple read-write- component in my system. When i do a read transfer, i only get the hexidecimal value ffffffff and i don't know why. 

 

... 

unsigned long read; 

read = IORD_32Direct(SIMPLE_RW_0_base,0); 

...
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
317 Views

I think that when you have low active signal (as you did for the read and write enable signals), you need to end their name with _n instead of just n. If SOPC builder doesn't see the _n in the name, it will assume that they are active high signals. 

Either rename then with something that ends with _n or use them as active high signals in your code.
0 Kudos
Reply