Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Programming a custom board without flash memory

Altera_Forum
Honored Contributor II
1,288 Views

I have a custom board (Stratix-II with an EP2S90F1020C3). Right now the functionallity is only described in HDL and it's working fine. However, the board does NOT have any flash memory. 

 

Now I wanted to add a NIOS to the system to add some software parts. For testing I created a complete new system in SOPC builder with only a NIOS (connected to the clock, reset and some LEDs) and downloaded the *.sof using Quartus Programmer. 

 

If I try to run the project as NIOS II hardware from NIOS IDE, I get the following error: 

 

<div class='quotetop'>QUOTE </div> 

--- Quote Start ---  

There are no Nios II CPUs with debug modules available which match the values specified. Please check that your PLD is correctly configured, downloading a new SOF file if necessary.[/b] 

--- Quote End ---  

 

 

I have some experience with development boards, using the Flash Programmer ... however I dont know how to programm the system without flash memory ;-) 

 

So thanks in advance for some advice ;-) 

 

 

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
472 Views

Sounds like your FPGA is not properly configured at all. In Nios EDS, when you have the download cable connected to FPGA JTAG, does it recognize the cable at all? (Try to open Flash Programmer and it'll try to detect the JTAG connection.) This will tell you whether the JTAG debugger is alive at all and therefore, NiosII core is alive. 

 

If you board doesn't have config Flash, then one way to config the board in debug environment is via JTAG. Otherwise, you can config the FPGA via passive configuration on power up from an external controller.
0 Kudos
Altera_Forum
Honored Contributor II
472 Views

since NIOS forum has been moved, the thread exists twice ;-) 

 

http://www.alteraforum.com/forum/showthread.php?t=12680 

 

the actual problem was another one though, thanks for your help anyway !
0 Kudos
Reply