Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Question about reset vector!

Altera_Forum
Honored Contributor II
‎08-26-2011 08:17 PM
1,487 Views

I've been simulating a NIOS system in Modelsim, and I've been trying it with the NIOS II e/s/f to compare performance. I noticed that the reset vectors are different depending on which processor I use, and sometimes depending on changes to the software. I'm curious: what instructions are in the reset vector, what is their purpose, and what is different in it due to changing the type of NIOS being used?  

 

Thanks in advance for any assistance!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-09-2011 10:04 PM
574 Views

In case anyone is interested about this problem, I received a useful link from Altera that was very helpful... 

 

http://www.altera.com/literature/an/an458.pdf?gsa_pos=1&wt.oss_r=1&wt.oss=an458 

 

All about booting a NIOS II.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.