Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Resources

Altera_Forum
Honored Contributor II
‎05-07-2011 07:33 AM
1,121 Views

What is the total logic elements and number of registers the Nios II takes up with all the features used? Memory and Multipliers?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-09-2011 08:25 AM
379 Views

Build one and see :-) 

There are some guideline figures on one of the Altera documents, but the actual figure may well depend on the timing constraints (etc) as logic can get replicated in order to increase speed.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.