Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12612 Discussions

SOC CyV ARM and ethernet connection

Altera_Forum
Honored Contributor II
1,022 Views

i've TERASIC NANO/ATLAS DE0 KIT, 

 

how can i assume a connection to send UDP data packets from FPGA throught HPS ETHERNET connecion? 

 

Ethernet PHy is connected to HPS, no to FPGA. 

 

some approach? 

I'm using LINUX NANO IMAGE, "POKY" with framebuffer. 

Thanks.
0 Kudos
0 Replies
Reply