Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

SOPC Component Editor

Altera_Forum
Honored Contributor II
953 Views

Hi, i am a beginner with the SOPC builder and i want to create a prototyping system in which i have used a NIOS II/e core, on chip RAM, JTAG UART and a PLL. What i want to achieve is that i have a VHDL design file, which creates a component that basically performs the xor operation. The ports are as follows: 

 

1)Two 32-bit vectors 

2)clk, reset 

3)A 32 bit vector returning the result and also a flag bit 

 

I want to creat a component in SOPC builder based on my design. What i hope to achieve is to write a C application in the NIOS IDE, which will just basically connect the RAM to the ports of my design. I will have a dedicated section in RAM, where i will have my data stored.  

 

Now the problem is that i am not sure how do i make the component in SOPC builder? Once i add the HDL file i have to define the signals and i not sure how many avalon interfaces should i use because basically i want to have 3 ports for input and 2 ports for output so that each can be accessed a specific memory location. These ports will read/write to the RAM.  

 

So in the SOPC component editor: 

1)What interfaces should i use for the signal? 

2)What signal types should i declare (export, readdata, writedata)? 

3)What settings do i need for the individual interfaces? 

 

Do i need any changes in my VHDL design file because i didnt write it thinking i would integrate it with the NIOS II Processor core. Any help would be appreciated. 

 

Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
238 Views

 

--- Quote Start ---  

originally posted by khurrum@Jul 28 2006, 12:13 AM 

hi, i am a beginner with the sopc builder and i want to create a prototyping system in which i have used a nios ii/e core, on chip ram, jtag uart and a pll. what i want to achieve is that i have a vhdl design file, which creates a component that basically performs the xor operation. the ports are as follows: 

 

1)two 32-bit vectors 

2)clk, reset 

3)a 32 bit vector returning the result and also a flag bit 

 

i want to creat a component in sopc builder based on my design. what i hope to achieve is to write a c application in the nios ide, which will just basically connect the ram to the ports of my design. i will have a dedicated section in ram, where i will have my data stored.  

 

now the problem is that i am not sure how do i make the component in sopc builder? once i add the hdl file i have to define the signals and i not sure how many avalon interfaces should i use because basically i want to have 3 ports for input and 2 ports for output so that each can be accessed a specific memory location. these ports will read/write to the ram.  

 

so in the sopc component editor: 

1)what interfaces should i use for the signal? 

2)what signal types should i declare (export, readdata, writedata)? 

3)what settings do i need for the individual interfaces? 

 

do i need any changes in my vhdl design file because i didnt write it thinking i would integrate it with the nios ii processor core. any help would be appreciated. 

 

thanks 

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=17198) 

--- quote end ---  

 

--- Quote End ---  

 

 

Hi Khurrum , 

 

This link may help you in general understanding about how to make a component in SOPC : http://www.altera.com/literature/hb/qts/qts_qii54007.pdf (http://www.altera.com/literature/hb/qts/qts_qii54007.pdf

 

Cheers, 

 

Quan
0 Kudos
Reply