Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Setting breakpoints in SSRAM

Altera_Forum
Honored Contributor II
1,027 Views

I am due to receive a custom board soon which has just SSRAM and no SDRAM. We designed the board that way to reduce its complexity. 

 

I am trying to use my 2c35 based Nios dev board to simulate this custom board to let me develop the software before the custom board arrives. When I change the linker set-up to put my software in SSRAM rather than SDRAM everthing works fine, except that if I set breakpoints in the IDE then the processor does not halt at the breakpoints: it just carries on. 

 

The map file shows that everything has moved correctly from the SDRAM to the SSRAM. Is there something different about SSRAM that stops me setting breakpoints? Do I need to do something like change the Nios CPU configuration to use hardware breakpoints instead of software? 

 

As soon as I change the linker script to build the software to run from SDRAM the breakpoints start working again! This is rather odd. 

 

Any help appreciated, 

Mike
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
338 Views

The breakpoints are working in SSRAM now, although I am not sure what I have changed. I think the main thing was to reboot my PC, rebuild the FPGA design, rebuild my ecos library and rebuild my project to make sure everything was fresh. 

 

Mike
0 Kudos
Reply