Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.

Signal Tap and IDE

Altera_Forum
Honored Contributor II
988 Views

Hello all, 

 

Sorry to clog the Forum with so many issues in one day.  

 

However, I feel this is important for several reasons beyond just me.  

 

In my own debug of a video problem I would love to use Signal Tap II in CONJUNCTION with any of the tools: IDE/GUI/debugger, Console, or command line debugger commands like " nios2-download -g <elf>, etc..My own experience in trying to get STII to run when using debugger tools has been comm conflict with the JTAG. I think I was ONCE able to get STII to work when using debugger tools but have not had much luck of late. 

 

Altera errata says to use the USB rev B cable to use the IDE debugger anyway. Unfortunately my custom board does not have one and older Nios boards also do not have USB, I believe. 

 

Altera&#39;s own Application note on this topic AN323, gets around this problem by, I imagine, loading a small program in on-chip memory and compiling this with the SOF, thus no need to use SW tools to load and kickoff. 

 

So then the question, what if your program is too big for either your on_chip or any flash in your system and you still want to debug with STII and load/debug your program? 

 

What is a poor engineer to do? 

 

Thanks for any feedback, 

 

-baycool
0 Kudos
0 Replies
Reply