- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi all!
I have a 3c120 dev kit. I build SSS example, download SOF image on board and download software from IDE. It works fine (in first time it says me to enter new MAC address). But. When i download POF (converted SOF) image, after this i try to run SSS from IDE, it says me to enter new MAC-address (it correct because flash is empty after downloading POF). After i enter new MAC value, FPGA goes into low-power (it can't load FPGA image - i see it in on-board power monitor). I think what SSS try to write MAC in incorrect address in flash, and it corrupt FPGA image. I can't find any information about this situation. Can anybody help me? Thanks!Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Are you using FPGA example project, which comes on CD with 3c120 dev kit or you have build FPGA configuration by yourself?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
No, i'm use:
hardware from: /altera/91/nios2eds/examples/verilog/niosII_cycloneIII_3c120/triple_speed_ethernet_design and software from: /altera/91/nios2eds/examples/verilog/niosII_cycloneIII_3c120/triple_speed_ethernet_design/software_examples/app/simple_socket_server_tse_3c120_rgmii/ Also, for build i follow instructions from this page (i can't post links, sorry): showpost.php?p=95379&postcount=3- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Project have problems in software because software from my other project (contains uCOS+TSE) works fine (also works fine from flash) on this hardware project...
Now i'm try to find difference between my and example software projects...- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Check following link.I had same problem and it helped me:
http://www.altera.com/support/kdb/solutions/rd11122009_293.html?gsa_pos=1&wt.oss_r=1&wt.oss=rgmii- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks, rapa, i know this solution - it works, but it not solve problem with load from flash...
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In my case it helped to load from flash.
P.S. I know Russian ))))- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hmmm... So strange, because project have correctives described in you link... Maybe i make incorrect something operations... I will try to find and fix problem :)
[RU] Хммм.... Странно, попробую конечно, но файлик тот в проекте лежит... Может я чего-то где-то недосмотрел :) Будем копать. [/RU]- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
And after you are programming flash by you NIOS application,FPGA configuration still is valid?
I had the error,indicated by LED ERROR on Evaluation Board. [RU] После того,как вы загружаете Nios-программу на флеш память, FPGA всё ещё поднимается,либо есть ошибка? У меня это(ошибка) выражалось в ледике ошибка(ERROR) на плате. [\RU]- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The behavior was been:
After downloading POF, from IDE i download onto FLASH my NIOS software. The NIOS wille be boot fine in first time. Because flash config is empty, TSE_MAC ask me in console "enter new MAC-address because i cant' found him". So, after i enter new 9-digit MAC, FPGA ROM immediately crashes... Next, if i turn OFF and turn ON the power switch, then power is near zero and i see LOADING led. After some time (minute or more) this led if off and turns on ERROR led. How i think, software, by writing new MAC-address, writes him onto FPGA ROM. Thus FPGA can't load after this. But more strange, my work project also contain needles correctives (corresponding Altera recommendations) for activation RGMII mode, but load and works fine. I try to find address of storing MAC (i think what FPGA ROM corrupted after calling generate_and_store_mac_addr() function), but i can't find and calculate absolute address for storing MAC. P.S.: sorry for my bad english %) :) [RU] Поведение было такое. Залил POF, после чего из IDE залил НИОС на флэшку, загрзился (первый раз) - TSE в консоль пишет "введи мне МАС-адрес, т.к. я его не нашел". Так вот после того как я ввожу новый МАС-адрес, она (ПЛИС) тут же глохнет. Далее, если передернуть питание, то потребление практически нулевое, какое-то время горит светодиод LOADING, после чего (видимо, по истечении таймаута) загорается светодиод ERROR. То есть, как я понял, он, записывая МАС-адрес, перетирает сам образ прошивки ПЛИС, поэтому она и не может загрузиться. Что самое странное, мой рабочий проект также содержит необходимые корретивы (в соответствии с рекомендациями Альтеры) для активации RGMII, однако работает и грузится нормально. Пытался понять в какое именно место пишется МАС (подозреваю, что гадит функция generate_and_store_mac_addr() или ее недра), но мне не удалось вычислить точный адрес записи. П.С.: извиняюсь, если по-англицки пишу неграмотно :) [/RU]- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i also have this problem, it cannot load it from flash. i use the de4 development board
any one can give some suggestion? 3ks
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page