Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Source level debugging

Altera_Forum
Honored Contributor II
‎03-18-2005 05:35 PM
1,159 Views

Is there a way to have a mixed mode display while debugging in the NiosII IDE? I only see source-level or assy, not both. 

 

Is there a way to keep the IDE debugger windows synced with the FS2 (or at least the pc reg) so you can effectively hop back and forth? 

 

I know the FS2 HW trace is limited to 16 frames, but if I step it loses the prior trace info. Is there another way to list source-level lines in the FS2 debugger console with their addresses, or do I need to have an objdump listing handy whenever I start a debug session?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-18-2005 05:57 PM
481 Views

tns, 

 

I can't immediately answer your last two questions, but about mixed C/asm: Currently this is not available in v1.1, however, it is coming soon.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.