Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Speed problem with EPCS

Altera_Forum
Honored Contributor II
1,155 Views

Hello all together, 

 

i have an problem with the EPCS. 

After I load my Software with the Flashprogrammer in the EPCS and restart my Device, it takes around 25s till my programm starts. 

I measured the CONFIG_DONE and the DCKL-Lines at EPCS. 

The result is, that the Cyclone2-Device loads the FPGA-Design-File correct (with correct Speed), and then transfer the Software with very low Speed from EPCS to SDRAM (200 KB in 20s). 

 

The Hardware-Platform is fully tested (an other Design functions without this problem). 

The Flashprogrammer-design works too (the same design works with another project). 

 

Extra_delay option in EPCS-Source-class is set to "0". 

 

Here my IDE Infos: 

 

Quartus 5.0 SP1 

NIOS2 5.0 SP1 

 

I hope anyone can help me!! http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/smile.gif  

 

greetz MIBU
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
470 Views

DO NOT use v5.0. You should use v5.1 sp1, or the latest v6.0 . Altera had improved the speed.

0 Kudos
Altera_Forum
Honored Contributor II
470 Views

there was a fix posted here for the epcs boot loader code i guess ....

0 Kudos
Reply