Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Spi slave and spi master code

Altera_Forum
Honored Contributor II
1,159 Views

Hello, im an ecuadorian, im using two de0 nano with spi core, one is slave and the other is the master, can somebody give me an code example for to send data of 8 bits size since the master, and an code example for to receive the 8 bits data in the slave, thanks a lot

0 Kudos
0 Replies
Reply