Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Support JIC file for Parallel NOR

Altera_Forum
Honored Contributor II
1,166 Views

Hi, 

 

Altera has something called a JIC file that can combine the FPGA and software into one file and it is designed for a serial flash only i guess. 

How do we support for Parallel NOR Flash? Means how do we download the combined Image using Paralle NOR.? Is there any other format? 

 

Regards, 

Ravindra K.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
442 Views

JIC (JTAG indirect configuration) files are used for both serial and parallel flash. As far as I know, there's no difference regarding serial or parallel interface. 

 

P.S.: In the Convert Programming File tool, you can select all memory device parameters and options for both JIC file variants.
0 Kudos
Reply