Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

System ID problem

Altera_Forum
Honored Contributor II
928 Views

Hi, 

 

I build a SOPC system which consists of a Nios II cpu (on cyclone 3), SPI, onchip memory and jtag uart component with frequency of 110 MHZ. If I download the elf. file to the fpga, I get a sysid error. 

I solved this problem with a sysid-com. and pipeline bridge between the cpu and jtag, but it doesn't works. 

 

Anyone has any idea of why this is happening? Please help 

 

 

Thanks. 

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
265 Views

I had this happen to me when I was overrunning the on-chip memory space. Fixed it by increasing the size of my memory, or removing the printfs as to not compile the jtag uart/debug. The jtag uart/debug modules take quite a bit of memory.

0 Kudos
Reply