Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

address calculation

Altera_Forum
Honored Contributor II
‎02-15-2007 06:17 AM
1,157 Views

Hello! 

I'm developing master peripheral component (32bit) which should read data from sdram(32bit). I found out(with experiment) that if master should read data from address BASE+OFFSET, master should set BASE+OFFSET/4 on address bus. Why? Is it specific of Avalon bus? 

Thanks a lot!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-17-2007 07:52 AM
486 Views

Hey 

 

Have you connected the your master addresses correctly to your slave device? 

 

See document mnl_avalon_spec.pdf, p71 

 

For a 32b slave,you should connect your avalon bridge address A2 to slave address A0, master address A3 to slave A1, ..... 

 

Kind regards 

Karel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.