Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

custom sopc component master reset

Altera_Forum
Honored Contributor II
‎09-20-2011 02:47 PM
1,480 Views

hi, i did a custom component with avalon streaming and avalon memory mapped interface. 

 

I have a standard reset input (needed by the interface) but it's not asserted when i start my system. 

 

should i do a reset inside my component to inizialize my internal logic? 

how to reset my custom component from outside when the system powers up?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-21-2011 07:06 AM
528 Views

Your reset input will be asserted only when the full SOPC system is reset, i.e. when it's own reset input is asserted. Check that your design asserts the reset signal properly.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-21-2011 07:20 AM
528 Views

many thanks i will try

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.