Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12748 Discussions

doing router by using FPGA

Altera_Forum
Honored Contributor II
‎10-27-2009 02:09 PM
1,029 Views

I am computer science student and i am doing my graduate project 

i am making router using nios 2 processor  

i have some problem with my design  

I need to manipulate packet with my self  

and need to analyse source code of tcp/ip stack 

can any one help me with that work
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.